- Sequential statements
- Problems to avoid
The purpose of this module is to acquaint the student with how to define behavioral models using VHDL.
The basics of VHDL behavioral modeling are discussed and illustrated with examples.
Upon completion of this module, it is hoped the student has both the knowledge and practical understanding to create efficient and useful VHDL models at the behavioral level.