## NAME: SOLUTIONS

## EGRE 426 <br> Quiz 2 <br> Open book / Open notes <br> November 10, 2009

1. On the MIPS control unit description shown below; fill in the blanks to show how to add the lui instruction. You may add new microinstructions if they are necessary and reasonable. Use a dash where no new operation is necessary.

| lui | rt,n | $\mathrm{rt} \leftarrow \mathrm{n} \\| 0^{16}$ |
| :---: | :---: | :---: |
| THE MIPS CONTROL UNIT V 5.03 <br> Needs to be MODIFIED for SW preceded by LW. |  |  |
| IF: | - / IR $\leftarrow \mathrm{IM}(\mathrm{PC}),-/ \mathrm{PC} \leftarrow \mathrm{PC}+4$ |  |
| ID: | not J / PCX $\leftarrow$ PC, - / IRX $\leftarrow$ IR, - / A $\leftarrow$ GPR(IR.Rs), - / B $\leftarrow$ GPR(IR.Rt) |  |
| EX: | ```IF IRX.Rs = IRM.Rd THEN \(\alpha:=\) ALUM ELSE IF IRX.Rs = IRW.Rd THEN \(\alpha:=\) ALUW ELSE \(\alpha:=\mathrm{A}\) IF IRX.Rt = IRM.Rd THEN \(\beta\) := ALUM ELSE IF IRX.Rt = IRW.Rd THEN \(\beta\) := ALUW ELSE \(\beta:=\mathrm{B}\) \((\) IRX.OP \(=\) ADD \() /\) ALUM \(\leftarrow \alpha+\beta\) \((\) IRX.OP \(=\) AND \() /\) ALUM \(\leftarrow \alpha \& \beta\) (IRX.OP = ADDI) \(/\) ALUM \(\leftarrow \alpha+ \pm\) IRX.n (IRX.OP = ANDI) \(/\) ALUM \(\leftarrow \alpha \& \pm\) IRX.n \((\) IRX.OP \(=\) SW) \(/\) ALUM \(\leftarrow \alpha+ \pm\) IRX.n, SMDR \(\leftarrow \beta\) \((\) IRX.OP \(=\) LW) \(/\) ALUM \(\leftarrow \alpha+ \pm\) IRX.n (IRX.OP = J) / PC \(\leftarrow \mathrm{PCX}(31 . .28)\|\mid \operatorname{IRX}\). addr \(| \mid 00_{2}\) \((\) IRX.OP \(=\mathrm{JR}) / \mathrm{PC} \leftarrow \alpha\) \((\) IRX.OP \(=\) SLT \() \&(\alpha<\beta) /\) ALUM \(\leftarrow 1\) \((\) IRX.OP \(=\) SLT \() \&(\alpha \geq \beta) /\) ALUM \(\leftarrow 0\) \((\) IRX.OP \(=\) BEQ \() \&(\alpha=\beta) / \mathrm{PC} \leftarrow \mathrm{PCX}+ \pm\) IRX. \(n \| 00\), ZERO \(\leftarrow 1\) \((\) IRX.OP \(=\mathrm{BEQ}) \&(\alpha \neq \beta) /\) ZERO \(\leftarrow 0\) \((I R X . O P=L U I) / A L U M \leftarrow I R X . n \| O^{16}\) - / IRM \(\leftarrow\) IRX Note: Loading PC in this stage disables PC \(\leftarrow P C+4\) in IF stage.``` |  |
| DM: |  | $\begin{aligned} & \neq \mathbf{L W}) / \text { ALUW } \leftarrow \text { ALUM, }-/ \text { IRW } \leftarrow \text { IRM } \\ & =\text { SW) } / \text { M(ALUM } \leftarrow \text { SMDR } \\ & =\text { LW) } / \text { ALUW } \leftarrow \text { M(ALUM }) \\ & =\text { J) } /- \\ & =\text { JR) } /- \\ & =\text { BEQ) \& ZERO } /- \\ & P=\text { LUI) } /-- \end{aligned}$ |
| WB: |  | ```\(=\) ADD) / GPR(IRW.Rd) \(\perp\) ALUW = AND) / GPR(IRW.Rd) \(\perp\) ALUW \(=\) ADDI) / GPR(IRW.Rt) \(\downarrow\) ALUW \(=\) ANDI) / GPR(IRW.Rt) \(\downarrow\) ALUW \(=\) SLT) \(/\) GPR(IRW.Rd) \(\lrcorner\) ALUW \(=\mathrm{LW}) /\) GPR(IRW.Rt) \(\downarrow\) ALUW \(=S W\) or \(J\) or JR or BEQ) / - \(=L U I) / G P R(I R W . R t) 」 A L U W\) \(\lrcorner \mathrm{Y}\) means that Y is transferred into X on the clock edge that fore the edge that causes \(\mathrm{A} \leftarrow \mathrm{B}\).``` |

2 On the MIPS control unit description shown below, fill in the blanks to show how to add the slti instruction. You may add new microinstructions if they are necessary and reasonable. Use a dash where no new operation is necessary.

| slti | rt,rs,n | if rs $< \pm \mathrm{n}^{1}$ then $\mathrm{rt} \leftarrow 1$ else $\mathrm{rt} \leftarrow 0$ |
| :---: | :---: | :---: |
| THE MIPS CONTROL UNIT V 5.03 |  |  |
| IF: | - / IR $\leftarrow \mathrm{IM}(\mathrm{PC}),-/ \mathrm{PC} \leftarrow \mathrm{PC}+4$ |  |
| ID: | not J / PCX $\leftarrow$ PC, - / IRX $\leftarrow$ IR, - / A $\leftarrow$ GPR(IR.Rs), - / B $\leftarrow$ GPR(IR.Rt) |  |
| EX: | ```IF IRX.Rs = IRM.Rd THEN \(\alpha:=\) ALUM ELSE IF IRX.Rs = IRW.Rd THEN \(\alpha:=\) ALUW ELSE \(\alpha:=\mathrm{A}\) IF IRX.Rt = IRM.Rd THEN \(\beta:=\) ALUM ELSE IF IRX.Rt = IRW.Rd THEN \(\beta\) := ALUW ELSE \(\beta:=\mathrm{B}\) \((\operatorname{IRX} . O P=A D D) / \operatorname{ALUM} \leftarrow \alpha+\beta\) . . . (IRX.OP \(=\) LW) \(/\) ALUM \(\leftarrow \alpha+ \pm\) IRX.n (IRX.OP = J) / PC \(\leftarrow \mathrm{PCX}(31 . .28)\|\mid \operatorname{IRX}\). addr \(| \mid 00_{2}\) \((\) IRX.OP \(=\mathrm{JR}) / \mathrm{PC} \leftarrow \alpha\) \((\) IRX.OP \(=\) SLT \() \&(\alpha<\beta) /\) ALUM \(\leftarrow 1\) \((\) IRX.OP \(=\) SLT \() \&(\alpha \geq \beta) /\) ALUM \(\leftarrow 0\) \((\) IRX.OP \(=\) BEQ \() \&(\alpha=\beta) /\) PC \(\leftarrow\) PCX \(+ \pm\) IRX. \(n|\mid 00\), ZERO \(\leftarrow 1\) \((\operatorname{IRX.OP}=\mathrm{BEQ}) \&(\alpha \neq \beta) /\) ZERO \(\leftarrow 0\) \((I R X . O P=S L T I) \&(\alpha< \pm R X . n) / A L U M \leftarrow 1\) \((I R X . O P=S L T I) \&(\alpha \geq \pm R X . n) / A L U M \leftarrow 0\) - / IRM \(\leftarrow\) IRX \\ Note: Loading PC in this stage disables PC \(\leftarrow P C+4\) in IF stage.``` |  |
| DM: | $\begin{aligned} & \text { (IRM.OP } \neq \mathbf{L W}) / \text { ALUW } \leftarrow \text { ALUM, }-/ \text { IRW } \leftarrow \mathrm{IRM} \\ & (\text { IRM.OP }=\mathrm{SW}) / \mathrm{M}(\text { ALUM }) \leftarrow \mathrm{SMDR} \\ & (\text { IRM.OP }=\mathrm{LW}) / \text { ALUW } \leftarrow \mathrm{M}(\mathrm{ALUM}) \\ & (\text { IRM.OP }=\mathrm{J}) /- \\ & \text { (IRM.OP }=\mathrm{JR}) /- \\ & \text { (IRM.OP }=\mathrm{BEQ}) \& \text { ZERO } /- \\ & (I R M . O P=S L T I) /- \end{aligned}$ |  |
| WB : | (IRW <br> (IRW. <br> (IRW. <br> (IRW. <br> (IRX. <br> (IRW. <br> (IRW. <br> (IRW <br> NOTE <br> occurs | = ADD) / GPR(IRW.Rd) $\downarrow$ ALUW <br> = AND) / GPR(IRW.Rd) $\downarrow$ ALUW <br> $=$ ADDI) / GPR(IRW.Rt) $\downarrow$ ALUW <br> $=$ ANDI) / GPR(IRW.Rt) $\downarrow$ ALUW <br> SLT) / GPR(IRW.Rd) $\downarrow$ ALUW <br> $=$ LW) / GPR(IRW.Rt) $\perp$ ALUW <br> $=\mathrm{SW}$ or J or JR or BEQ) /- <br> $=S L T I) / G P R(I R W . R d)\lrcorner A L U W$ <br> $\lrcorner \mathrm{Y}$ means that Y is transferred into X on the clock edge that ore the edge that causes $\mathrm{A} \leftarrow \mathrm{B}$. |

[^0]3. For each instruction, enter the correct register address under the rs, rt, and rd in the table.

ADD \$5,\$6,\$7

| 31 | 5 | 5 | 5 | 5 | 6 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opcode | rs | rt | rd | shamt | func |  |  |  |
| $0 \times 00$ | 6 | 7 | 5 | $0 x 00$ | $0 \times 20$ |  |  |  |
| 31 | 6 | 5 | 5 | 16 |  |  |  | 0 |

BEQ \$6,\$7,0x5000

| Opcode | rs | rt | n/offset |
| :---: | :---: | :---: | :---: |
| $0 \times 04$ | 6 | 7 | $0 \times 5000$ |
| $31 \quad 6$ | 5 | 5 | 16 |

ADDI \$6,\$5,0x7fff

| Opcode | rs | rt | n/offset |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 08$ | 5 | 6 | $0 x 7 F F F$ |  |  |
| 31 | 6 | 5 | 5 | 5 | 5 |

ADD \$7,\$6,\$5

| Opcode | rs | rt | rd | shamt | func |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | 6 | 5 | 7 | $0 \times 00$ | $0 \times 20$ |

4. The code below executes on a MIPS with correctly implemented forwarding. The initial values contained in registers $\$ 5, \$ 6$ and $\$ 7$ are 5, 6 and 7 respectively.

$$
\begin{array}{ll}
\text { add } & \$ 5, \$ 6, \$ 7 \\
\text { beq } & \$ 6, \$ 7,0 \times 5000 \\
\text { addi } & \$ 6, \$ 5,0 \times 7 \mathrm{fff} \\
\text { add } & \$ 7, \$ 6, \$ 5
\end{array}
$$

Using hexadecimal values, fill in the table below to show the values in registers \$5, \$6 and \$7.
You do not need to show leading 0's.

| Condition | $\$ 5$ | $\$ 6$ | $\$ 7$ |
| :--- | ---: | ---: | ---: |
| Initial conditions | 0x00000005 | $0 \times 00000006$ | $0 \times 00000007$ |
| After add $\$ 5, \$ 6, \$ 7$ exits WB | 0x0000000D | 0x00000006 | 0x00000007 |
| After addi $\$ 6, \$ 5,0 x 7 f f f$ exits WB | 0x0000000D | 0x0000800C | 0x00000007 |
| After add $\$ 7, \$ 6, \$ 5$ exits WB | 0x0000000D | 0x0000800C | 0x00008019 |

5. The forwarding rules as given in the EX stage of "THE MIPS CONTROL UNIT V 5.03" are shown below.
IF IRX.Rs = IRM.Rd THEN $\alpha$ := ALUM
ELSE
IF IRX.Rs = IRW.Rd THEN $\alpha:=$ ALUW ELSE $\alpha:=\mathrm{A}$
IF IRX.Rt = IRM.Rd THEN $\beta:=$ ALUM
ELSE

$$
\text { IF IRX.Rt = IRW.Rd THEN } \beta \text { := ALUW ELSE } \beta:=\mathrm{B}
$$

These rules are incomplete and oversimplified. They must be expanded to work in general.
a). Explain what extensions would be necessary to insure that the forwarding always works correctly when an "add" instruction is being executed.
ANS: Do not forward from ALUM or ALUW unless instruction in DM or WB will actually load a new value into IRX.Rs or IRX.Rt²; therefore, must check that instruction in the DM or WB state is an R_type instruction. Don't forward if $\$ 0$ is the destination register in DM or WB stage.
b). Explain what extensions would be necessary to insure that the forwarding always works correctly when an "addi" instruction is being executed.
ANS: For addi the destination register must be changed from IRX.Rs to IRX.Rt.
6. The loop shown below is executed many times. Assume the code is executed on the MIPS described by THE MIPS CONTROL UNIT V 5.03 where any problems with the $\alpha$ and $\beta$ forwarding have been corrected and delayed branches are not used.

| Loop: | lw | $\$ 2,0(\$ 10)$ |
| ---: | :--- | :--- |
|  | sub | $\$ 4, \$ 2 . \$ 3$ |
|  | sw | $\$ 4,0(\$ 10)$ |
|  | addi | $\$ 10, \$ 10,4$ |
|  | bne | $\$ 10, \$ 30$, Loop |

Each time through the loop would require five clock cycles if it were not for stalls and aborts. How many clock cycles are actually required each time through the loop assuming the branch is taken.
ANS: Iw sub one stall bne two aborts.
Therefore, total time $=5+1+2=8$

[^1]7. Suppose the bne in problem 6 is changed to a delayed branch of two, and the code is rewritten as shown below. Does the rewritten code produce the same result as the original code? If not explain why not.
Loop: lw \$2, 0(\$10)
addi \$10,\$10,4
bne $\$ 10, \$ 30$, Loop
sub \$4, \$2. \$3
sw $\quad \$ 4,-4(\$ 10)$
ANS: Yes. This produces the same result as the code in problem 6. The only difference is that it executes faster.
8. If the original loop in problem 6 is known to be a multiple of two it can be unrolled once as shown below:

|  | Original <br> code |  |
| :--- | :--- | :--- |
| Loop: | lw | $\$ 2,0(\$ 10)$ |
|  | Sub | $\$ 4, \$ 2, \$ 3$ |
|  | Sw | $\$ 4,0(\$ 10)$ |
|  | Lw | $\$ 5,4(\$ 10)$ |
|  | Sub | $\$ 6, \$ 5, \$ 3$ |
|  | Sw | $\$ 6,4(\$ 10)$ |
|  | Addi | $\$ 10, \$ 10,8$ |
|  | Bne | $\$ 10, \$ 30$, loop |

Assume the unrolled code is executed on the MIPS described by THE MIPS CONTROL UNIT V 5.03. Any problems with the $\alpha$ and $\beta$ forwarding have been corrected and delayed branches are not used. Each time through the loop would require eight clock cycles if it were not for stalls and aborts. How many clock cycles are actually required each time through the loop assuming the branch is taken.
ANS: Each Iw-sub causes one stall. The bne, when taken, causes two aborts. Therefore, total time $=8+1+1+2=12$.
9. Fill in the table at the right to show how to reschedule (i.e. rearrange) the code in problem 8 to execute in the fastest possible way. Do not change the number of instructions!

|  |  |  | Scheduled code for improved <br> performance |  |
| :--- | :--- | :--- | :--- | :--- |
| Loop: | lw | $\$ 2,0(\$ 10)$ | Iw | $\$ 2,0(\$ 10)$ |
|  | Sub | $\$ 4, \$ 2, \$ 3$ | Lw | $\$ 5,4(\$ 10)$ |
|  | Sw | $\$ 4,0(\$ 10)$ | Sub | $\$ 4, \$ 2, \$ 3$ |
|  | Lw | $\$ 5,4(\$ 10)$ | Sub | $\$ 6, \$ 5, \$ 3$ |
|  | Sub | $\$ 6, \$ 5, \$ 3$ | Sw | $\$ 4,0(\$ 10)$ |
|  | Sw | $\$ 6,4(\$ 10)$ | Sw | $\$ 6,4(\$ 10)$ |
|  | Addi | $\$ 10, \$ 10,8$ | Addi | $\$ 10, \$ 10,8$ |
|  | Bne | $\$ 10, \$ 30$, loop | Bne | $\$ 10, \$ 30$, loop |


[^0]:    ${ }^{1}$ rs and $\pm \mathrm{n}$ are treated as signed integers.

[^1]:    ${ }^{2}$ For example suppose the instruction in the DM stage is "beq $\$ 6, \$ 7,0 \times 5000$ " Then IRM.Rd $=5$, but the beq does not load a new value into $\$ 5$.

