Outline

• Introduction

• Revisiting Some VHDL Constructs

  • Aliases
  • Foreign Interfaces
  • Files
  • TEXTIO
  • Assert Statements
  • Processes
  • Signal Assignment Statements
  • Shared Variables

Previous slide

Next slide

Back to first slide

View graphic version