Module Goals
To expand on the syntax and semantics of constructs introduced in prior modules to highlight their flexibility
To introduce new features of VHDL beyond the scope of the previous introductory modules
Notes:
This is the fourth in the series of VHDL instructional modules prepared by the Rapid Prototyping of Application Specific Signal Processors (RASSP) Education & Facilitation team.