Slide 48 of 53
Notes:
This slide shows the top level VHDL description in which the three modules just described are instantiated and connected to each other by their PORT MAP assignments.
