Letís Write a VHDL Model ...
ENTITY full_adder IS
PORT ( A, B, Cin : IN BIT;
Sum, Cout : OUT BIT );
Can we build the Full Adderís architecture using these gates?
As was seen in an earlier module, a VHDL model contains an entity and an architecture. Here the entity, which defines the model's interface to the outside world, is shown.