Structural 8 Bit Shift Register Simulation Results
Previous slide
Next slide
Back to first slide
View graphic version
Notes:
Here is the simulation results showing a parallel load followed by scanning the loaded data.