VHDL provides the GENERATE statement to create well-patterned structures easily
- Some structures in digital hardware are repetitive in nature (e.g. RAMs, adders)
Any VHDL concurrent statement may be included in a GENERATE statement, including another GENERATE statement
- Specifically, component instantiations may be made within GENERATE bodies
Structural descriptions of large, but highly regular, structures can be tedious. A VHDL GENERATE statement can be used to include as many concurrent VHDL statements (e.g. component instantiation statements) as needed to describe a regular structure easily. In fact, a GENERATE statement may even include other GENERATE statements for more complex devices.. Some common examples include the instantiation and connection of multiple identical components such as half adders to make up a full adder, or exclusive or gates to create a parity tree.