VHDL Design Example

Slide 20 of 93

Notes:

As a first example, we will consider the design a single bit adder with carry and enable functions. When the enable line is low, the adder is to place zeroes on its outputs.

This sample design sequence is directly based on an example in [Navabi93].