A typical result is given in Fig. 2. The above assumption about the receiver noise parameter dependence with frequency can be simply checked at each result. At each maximum \( F_{\text{rms}} \) or minimum \( F_{\text{rms}} \), we observe the same magnitude on the whole bandwidth. Adding the cold load measurement, we obtain three conditions from the whole classical expression

\[
F = F_{\text{rms}} + \frac{4R_n}{\Phi_{\text{em}}(1 + \Gamma_{\text{em}})^2 |1 + \Gamma_{\text{em}}^2|} \left( |\Gamma_{\text{em}} - \Gamma_{\text{opt}}|^2 \right)
\]

where \( F_{\text{rms}} \) is the minimum noise figure, \( R_n \) is the noise equivalent resistance, \( \Phi_{\text{em}} \) is the minimum source reflection coefficient, \( F \) is maximum \( F_{\text{rms}} \) when \( \Gamma_{\text{em}} \) and \( \Gamma_{\text{opt}} \) have the same phase (point (i)), \( F \) is minimum \( F_{\text{rms}} \) when \( \Gamma_{\text{em}} \) and \( \Gamma_{\text{opt}} \) have opposite phases (point (ii)) and \( F = F_{\text{rms}} \) when \( 50\Omega \) is connected. One obtains \( \Phi(\Gamma_{\text{em}}) \) from the known phase of \( \Gamma_{\text{em}} \) at point (i), leading to three equations for three scalar unknowns \( \Gamma_{\text{em}}, R_n, \Phi_{\text{em}} \)

Table 1: Dispersion of four noise parameters of receiver

<table>
<thead>
<tr>
<th>Frequency</th>
<th>k( R_n \times 10^{-12} )</th>
<th>( F_{\text{rms}} )</th>
<th>( \Phi_{\text{em}} )</th>
<th>( \Phi(\Gamma_{\text{em}}) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>GHz</td>
<td>W/K</td>
<td>dB</td>
<td>rad</td>
<td>rad</td>
</tr>
<tr>
<td>6</td>
<td>5.35 x 10^6</td>
<td>2.94 x 10^-13</td>
<td>6.98 x 10^-3</td>
<td>-23.14 x 10^6</td>
</tr>
<tr>
<td>8</td>
<td>1.28 x 10^6</td>
<td>4.03 x 10^-10</td>
<td>34.80 x 10^-7</td>
<td>-22.00 x 10^6</td>
</tr>
<tr>
<td>10</td>
<td>1.67 x 10^6</td>
<td>4.4 x 10^-10</td>
<td>16.48 x 10^-7</td>
<td>-21.80 x 10^6</td>
</tr>
<tr>
<td>12</td>
<td>1.85 x 10^6</td>
<td>4.56 x 10^-10</td>
<td>18.67 x 10^-7</td>
<td>-25.00 x 10^6</td>
</tr>
<tr>
<td>14</td>
<td>3.93 x 10^6</td>
<td>3.79 x 10^-10</td>
<td>68.82 x 10^-7</td>
<td>-56.18 x 10^6</td>
</tr>
</tbody>
</table>

Receiver noise measurements: Results for four noise parameters of receiver and \( k R_n \) are associated in Table 1. The observed dispersions are nearly 0.2 dB, 20% and 0.1 rad on \( F_{\text{rms}} \), \( \Gamma_{\text{em}} \) and \( \Phi(\Gamma_{\text{em}}) \), respectively. These measurements have been carried out under various conditions (different offset shorts at different times).

![Fig. 3 50Ω noise figure against square of frequency (FHJ13X transistor)](image)

![Fig. 4 50Ω noise figure against drain-source current (FHJ13X transistor)](image)

\[ V_d = 2V \]
\[ \text{Frequency} = 10\text{GHz} \]

50Ω noise figure results on HEMT devices: Preliminary results on Fujitsu (FHJ13X) pseudomorphic HEMTs on a GaAs substrate are presented in Figs. 3 and 4. In Fig. 3, the extrapolated value at the origin gives an estimation \([1] \) of \( R_n = 120 \Omega \) which is in good agreement with the manufacturer values. The variation of the \( F_{\text{rms}} \) calculated with drain current \( I_d \) is shown in Fig. 4. The measurement dispersions are estimated to be \( 0.2\text{dB} \). The smooth behaviour and the agreement with manufacturer values confirms the receiver calibration accuracy. Similar results have been obtained on a NE32400 transistor.

Conclusion: A new 50Ω noise measurement method has been proposed. This method does not use a tuner nor a circulator, thus enabling a broad-band study. This approach is particularly suitable for accurate low temperature noise measurements which will be presented in the future.

© IEE 1996 27 September 1995

Electronics Letters Online No. 19960146

P. Crouzet, V. Danelos, A. Sylvestre and G. Vernet (Institut d’Electronique Fondamentale, URA 22 du CNRS, Université Paris Sud, 91405 Orsay, France)

C. Boutez (DEMRI, Observatoire de Paris, 61 Avenue de l’Observatoire, 75014 Paris, France)

M. Aubert (CNES, 18 Avenue E. Belin, 31055 Toulouse Cedex, France)

References


Measurement of refractive index of GaSb


Indexing terms: Refractive index, Refractive index measurement, Semiconductor devices

The authors have measured the refractive index of GaSb for the transparent region from 1.8 to 2.56μm using reflection in a prism. The values obtained agree well with those recently measured by the authors using ellipsometry. A good fit to the experimental data is obtained using the single oscillator model.

Introduction: GaSb and its lattice matched quaternaries GaAlAsSb and GaAsAsSb are employed [1] in various optoelectronic devices such as lasers and detectors which incorporate optical waveguides. The design and analysis of such devices requires [2] accurate knowledge of the refractive indices and their variation with wavelength for the different layers which compose the waveguide. There are very few reports [3–5] in the literature reporting measurements of the refractive index of GaSb in the transparent region. For unknown reasons there is a large dispersion in the values reported in these previous works. An accurate determination of the refractive index of GaSb is lacking, and is needed for the correct determination of the refractive index of thin films grown on GaSb substrates. In this Letter we report measurements of the refractive index of p-type GaSb (1.0 x 10^19cm^-3) at 300K in the 1.8 to 2.56μm wavelength range, using refraction of light in a prism.
Experimental details: The prism was cut from 25 mm diameter single crystal grown in our laboratory [6]. The crystal was nominally undoped with a residual p-type carrier concentration of 1.0 × 10^17 cm^-3. The two faces of the prism were polished to a mirror finish. The determination of the prism angle A (Fig. 1) was made with the prism mounted on the centre stage of a Rudolph Ellipsometer model 456. Light from an He-Ne laser was reflected from a prism face to double back over itself. The centre stage was then rotated through an angle necessary for repeating the reflection adjustment from the other prism face. The difference between 180° and this angle gives the prism angle A, which was determined to be 6.53° ± 0.01°.

![Fig. 1 Geometry of experiment](image)

The geometry used for the determination of the refractive index shown in Fig. 1. The prism was mounted again on the centre stage and the angle δ of the refracted light was determined by an LN_2 cooled InAs detector mounted on the rotating arm of the ellipsometer base. Light at different wavelengths was obtained from a McPherson monochromator model 218. A bandwidth of 90Å was used in all measurements. A light chopper and a lock-in amplifier were used to improve the sensitivity of the detection. With this arrangement the angle δ was determined with an accuracy better than 0.01°. Applying the Snell law to the geometry of Fig. 1, the refractive index of the prism is given by

\[ n = \frac{\sin(A + \delta)}{\sin A} \]

The resolution in n determined by the experimental setup was estimated to be ±0.005.

![Fig. 2 Fit of prism data by single oscillator model and comparison with ellipsometric measurements](image)

The refractive index data obtained against the wavelength is shown in Fig. 2. Also shown are the four values at wavelengths of 1.75, 2.0, 2.3 and 2.477µm reported recently by us [7] using ellipsometry on a p-type sample with 1.5 × 10^17 cm^-3 carrier concentration at 300K. The present measurements of transmission through the prism showed that light at 1.75µm suffers considerable absorption, reducing the signal to below our measurement capacity. This throws some doubt on the value obtained by ellipsometry for this wavelength, since the analysis there was carried out under the assumption of no absorption in the sample. The others points are in good agreement with the present prism measurements.

The continuous line in Fig. 2 is a parametrical fit to the data points using the so-called single oscillator model [8], which assumes that in the limit of small frequency the dielectric constant (ε = ε') can be described by ε(ε) = 1 + (ε_0ε_1) (ε_2 - ε), where ε_0 and ε_1 are two empirical parameters and ε is the photon energy. In this case ε_0 = 2.17eV and ε_1 = 28.27eV. The fit is quite good, even at higher frequencies near the band-edge.

![Fig. 3 Comparison of measurements of GaSb refractive index by different authors](image)

Discussion: In Fig. 3 we compare our prism data with the results of Edwards et al. [3] (p = 10^17cm^-3), Oswald et al. [4] (p = 10^17cm^-3) and Alibert et al. [5] (p = 10^17cm^-3). In all these cases a reflectivity technique was used, while Edwards also made measurements based on the minimum deviation angle of a GaSb prism. A great lack of concordance in these data is observed. Our prism measurements are direct and simple, and not subject to errors caused by the presence of surface oxide layers or light source intensity variations.

As we stated before, an inaccurate value for the refractive index of GaSb would mislead the determination of the index for any thin film, grown on GaSb substrates. This is a timely matter because currently there are efforts to develop GaSb/AlAs/GaAs/GaSb double heterojunction lasers, emitting in the region above 2.0µm. The index step required to guide the radiation is a very important input for designing and evaluating the performance of such lasers [2]. For this purpose, a precise determination of the refractive indices of the compounds involved in the laser structure is necessary.

Conclusion: In this Letter we have presented the measurements of the refractive index of GaSb made by a prism technique. The results agree well with our previous measurements using ellipsometry. A good fitting to the data was obtained using the single oscillator model.

Acknowledgments: We would like to acknowledge the technical discussions and suggestions of N. Frateschi and the financial support of CNPq, FINEP, CPqD/TELEBRAS and CONACyT (Mexican Agency).

© IEE 1996

Electronics Letters Online No: 19960176
M. Muñoz Urrea, C.E.M. de Oliveira, J.H. Clerice, R.S. Miranda, M.R. Zabia, M.M.G. de Carvalho and N.B. Patel (Instituto de Fisica 'Gleb Wataghin', Universidad Estadual de Campinas, Unicamp Campus 13081-970, SP, Brazil)
MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits

G. Samudra and Teng Kiat Lee

Indexing terms: Semiconductor device models, CMOS integrated circuits

A new technique for modelling the conductance of an MOS device for the electrical logic simulation (the Elogic algorithm) of CMOS circuits is proposed. The technique is general and applicable to any analytic device current model. The Elogic algorithm allows the representation of a logic transition using a finite number of voltage steps and calculates time for each transition between the adjacent voltage steps. The examples show that the new technique can correctly predict a complete electrical waveform with a large voltage step of 1V to yield at least an order of magnitude computational time advantage over the circuit simulation.

Introduction: Nowadays, with VLSI, it is no longer possible for a circuit designer to work without computer-aided design (CAD) tools. The first and foremost emphasis of CAD tool development must be design verification. Simulators belong to the category of design verification tool and they can be further subdivided into different simulation levels: (i) electrical, (ii) switch, (iii) logic, and (iv) behavioural. This order is in terms of the decreasing amount of information, accuracy and computational overhead. The logic simulation normally considers only two states and is adequate for the functional verification with very little timing information. The Elogic algorithm [1 – 5] is an enhanced switch level simulation technique which bridges the gap between the electrical level simulation and logic simulation with computational time comparable to that of logic simulation. The Elogic algorithm represents a MOS device using conductance. This Letter presents a technique for modelling the conductances in an Elogic algorithm so as to achieve accuracy comparable to electrical level simulation, with a computational time advantage of at least an order of magnitude.

Elogic simulation method: In addition to this speed advantage, the Elogic simulation algorithm is applicable to circuits such as precharge networks, pass-transistor networks, and bi-directional circuits, all of which cannot be handled by a logic simulator. Owing to the use of an event-driven selective trace scheduling scheme and its higher level of abstraction than the traditional electrical simulators such as Spice, switch level simulators can achieve much higher speed.

Unlike conventional electrical level simulators, where the voltage change at a node is calculated at the end of a time-step, Elogic solves for the amount of time needed to make a transition from one voltage state to another. The important factor that determines the accuracy of Elogic is the number of discrete levels chosen in the voltage space. For example, in digital applications with voltages between 0 and 5V, having a 0.1V voltage step between levels will achieve greater accuracy than having a 1V voltage step at the expense of the computer time. Voltages between the discrete levels are approximated by piece-wise linear segments. Circuit nodes are only allowed to make a transition from one state to an adjacent state.

Improvement in simulation accuracy can also be achieved by using good models for devices. In Elogic, models exist for transistors, nodes, and capacitances. During transient simulation, Elogic linearises all non-linear circuit elements such as the transistors by converting them into their small-signal models with a current source and the device conductance in parallel, or a Thévenin equivalent voltage source and the same conductance in series. The capacitance at each node is also replaced by a constant voltage source. The Thévenin equivalent voltage determines if a transition to an adjacent voltage is necessary. When a transition is needed, the time for the node to make the transition is calculated from the equation governing the current flow through the capacitance at that node.

Device conductance modelling: In the existing technique a constant voltage source is used to represent the fan-in nodes such as the gate of the transistor (Vg). The conductance g_m of a p-channel transistor is calculated by taking the value of ∂l/∂Vg at the voltage conditions at the beginning of the event. The consequence of this conductance modelling technique, when the voltage step-size is large and the gate voltage is rising, is that we will consistently underestimate the conductances of n-channel transistors and overestimate the conductances of p-channel transistors. For a falling gate voltage, the opposite effect is observed. The result of these two effects is the unbounded increase in error for delay calculations. Hence a voltage step of 0.1V or lower becomes essential to predict a reasonably accurate electrical waveform.

The main contribution of this Letter is to provide a more realistic estimation of g_m, to achieve sufficient accuracy with a voltage step of 1V, when the movements of fan-in nodes such as Vg are known a-priori. Instead of using the conductance value at the present state of the fan-in node, a more realistic average value of the conductance over the voltage step is used, i.e.

\[ g_{m,adv} = \frac{V_{GS} + V_{GS1} + V_{GS2}}{3} \]

Clearly, the calculation is general and will work in the case of any well behaved analytic drain current model.

Table I: Run times for different simulation techniques for various circuits

<table>
<thead>
<tr>
<th>Ring oscillator</th>
<th>ITA</th>
<th>Traditional Elogic (1V step)</th>
<th>Traditional Elogic (0.1V step)</th>
<th>New technique (1V step)</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>148</td>
<td>0.1</td>
<td>0.51</td>
<td>0.13</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Long chain of 30 inverters</th>
<th>ITA</th>
<th>Traditional Elogic (1V step)</th>
<th>Traditional Elogic (0.1V step)</th>
<th>New technique (1V step)</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>3.76</td>
<td>0.79</td>
<td>0.33</td>
<td>0.24</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Arbitrary chain of four logic gates</th>
<th>ITA</th>
<th>Traditional Elogic (1V step)</th>
<th>New technique (1V step)</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td>0.32</td>
<td>0.08</td>
<td>0.06</td>
</tr>
</tbody>
</table>

264 ELECTRONICS LETTERS 1st February 1996 Vol. 32 No. 3